VHDL, verilog, design, verification, scripts, ...The next pages describe a verification environment using specman. The work is not completed yet. The specman code and the DUT VHDL as well as the VHDL test-bench all have been compiled, elaborated and simulated using NCVHDL. The functionality has not been verified yet.
The work is available at: verification
This page has been visited 
times.