ASIC/FPGA Design and Verification Out Source Services
VHDL IP Stack Makefile
This is a makefile for IP stack project.
- #variables
- CC = gcc
- CFLAGS = -c -g
- #-MD
- SHELL := /bin/bash
- GG = ghdl
- GG_LIB = --ieee=synopsys --workdir=work
- AFLAGS = -a --work=work
- IFLAGS = -e
- EFLAGS = -m -Wl,g_rand.o
- #to override use make run RTIME=1000
- RTIME = 500
- RUN = --stop-time=$(RTIME)us --assert-level=error
- VCD = --vcdgz=ghdl.vcd.gz
- .PHONY : run
- run :
- ./ip_stack_tsb $(RUN) |& tee ghdl.log
- .PHONY : vcd
- vcd :
- ./ip_stack_tsb $(RUN) $(VCD) |& tee ghdl.log
- .PHONY : all
- all : elab exe
- .PHONY : exe
- exe : elab
- $(GG) $(IFLAGS) $(GG_LIB) ip_stack_TSB
- .PHONY : elab
- elab : TB_1/tb_1.vhd TB_1/rx_gen.vhd globalconstants.vhd stack3.vhd ethernet.vhd crcgenerator.vhd ethernetsnd.vhd arp3.vhd arpsnd.vhd internet.vhd internetsnd.vhd udp.vhd icmp.vhd my_bufg.vhd MEMORY/memory.vhd MEMORY/sync_mem.vhd
- $(GG) $(AFLAGS) $(GG_LIB) TB_1/tb_1.vhd TB_1/rx_gen.vhd globalconstants.vhd stack3.vhd ethernet.vhd crcgenerator.vhd ethernetsnd.vhd arp3.vhd arpsnd.vhd internet.vhd internetsnd.vhd udp.vhd icmp.vhd my_bufg.vhd MEMORY/memory.vhd MEMORY/sync_mem.vhd
- .PHONY: cleanall
- cleanall :
- $(shell `find . -maxdepth 1 -name "*.o" -exec rm -f {} \;`)
- $(shell `find . -maxdepth 1 -name "*.cf" -exec rm -f {} \;`)
- $(shell `find . -maxdepth 1 -name "ip_stack_tsb" -exec rm -f {} \;`)
- $(shell `rm work/*`)
- $(warning Pini's makefile)
- $(info CC debug = $(CC))
|