ASIC/FPGA Design and Verification Out Source Services

VHDL IP Stack

In response to ping the core issued an ARP request, which is replied. This page shows the reply.

1. TB_1/rx_gen.vhd
   ------------------------frame data------------------------
   --ARP reply
   constant rarp_type : std_logic_vector (15 downto 0) := x"8060";
   constant rarp_hwty : std_logic_vector (15 downto 0) := x"0010";
   constant rarp_prot : std_logic_vector (15 downto 0) := x"8000";
   constant rarp_hwle : std_logic_vector ( 7 downto 0) := x"60";
   constant rarp_prle : std_logic_vector ( 7 downto 0) := x"40";
   constant rarp_opde : std_logic_vector (15 downto 0) := x"0020";--op=2
   constant rarp_sema : std_logic_vector (47 downto 0) := x"102030405060";
   constant rarp_seip : std_logic_vector (31 downto 0) := x"b8589e20";
   constant rarp_tama : std_logic_vector (47 downto 0) := x"708090a0b0c0";
   constant rarp_taip : std_logic_vector (31 downto 0) := x"b8589de6";
   constant rarp_rcrc : std_logic_vector (31 downto 0) := x"ba39b06c";
   
   constant rarpdlen : integer := 512; --length in bits
   constant rarpnlen : integer := rarpdlen/4;--length in nibbles
   


2. In the next page two waves are shown: The first one shows an entire flow on TX and RX lines (ICMP, ARP and RARP). In the other wave the ARP table update is shown. waves

To go back to the transmit page: ARP content .
To go back to the main VHDL IP page: VHDL IP Stack .

Contact me now at:

I would be happy to offer my services. Call ASAP !

Home	Download Area FCS c code for calculating CRC for ETHERNET