Email: bknpk@hotmail.com Phone: +972-54-7649119


V

 

A test, which injects incremental data for debug.

This test is used for debug.
Note: One can omit the ".e" in the import statement, but in order to be able to load the file with vim gf command, it is better to add it.

import ../eTB/uart_tb_top.e;

extend MAIN uart_tx_sequence {
  !seq: uart_tx_byte_s;

  body() @driver.clock is only {
    for i from 0 to 19 do {
      do seq keeping {.uart_tx_data == i.as_a(byte);};
    };--for
  };
};




To go to main project: main project page


  ...


I would be happy to offer my services. Call ASAP !


Home

VHDL IP Stack

print from VHDL code







Search This Site


Feedback This Site




new pages on this site