ASIC/FPGA Design and Verification Out Source Services
Butterfly system C module for an FFT
- The following butterfly will be used for an FFT computation.
- The package also includes a small test-bench to check the butterfly module in a stand alone mode.
- There is no automatic data checker at the output, included in this package. The module will be tested intensively in another environment : FFT project.
- The processing delay of the module is two cycles as shown in wave below.
- People who were interested in this site also wanted to see the page regarding complex multiplier. ...Usually such a design uses four multipliers. This design does it with only three multipliers... press here for complex Multiplier, but the best way to navigate and look around things in my site is to use the search my site option.
- The code is in the download area. Look for the file SCbutterFly.tar.gz.
|
Search This Site
Feedback This Site
new pages on this site