ASIC/FPGA Design and Verification Out Source Services

PHY interface to the USB

The PHY interfaces the USB differntial lines from one side and the USB function from the other one. The transmit and receive data are separated.

Signal Name	Description
tx_dp	Output transmit data plus
tx_dm	Output transmit data minus
tx_oe	Output data enable
rx_dp	Input receive data plus
rx_dm	Input receive data minus
Rst	Input reset
Clk_48	Input 48 Mhz clock
Data_tx[7:0]	Input transmit from USB function data
TxValid	Input transmit from USB function data valid
TxReady	Output transmit to USB function ready
Data_rx[7:0]	Output receive to USB function data
RxValid	Output receive to USB function data valid
RxActive	Output receive to USB function data valid
RxError	Output receive error indication to USB function

Contact me now at:

I would be happy to offer my services. Call ASAP !

Home

The IO is described at : PHY IO description. The block diagram of PHY top is: PHY top block diagram. The description of the block usb_rst usb reset block. The description of the block usb_tx usb transmit. The sedcription of the block usb receive usb receive.

Download Area