ASIC/FPGA Design and Verification Out Source Services

NRZI logic

The following is description of the FF device input equation of the NRZI.


assign nrzi_1i=
(!txvalid && !eop[0]) ? 1'b1 :
( bitstf && div_clk) ? p2s_q[0] : //p2s parallel to serial
(!bitstf && div_clk) ? 1'b0 : //A zero is inserted
nrzi_1q;
assign tx_dpi=
(!txvalid && !eop[0]) ? 1'b1 :
(div_clk && lastq ) ? 1'b1 :
(div_clk && eop[2] ) ? 1'b0 :
(div_clk && eop[3] ) ? 1'b0 :
div_clk ? !(tx_dp ^ nrzi_1q) : tx_dp;
assign tx_dmi=
(!txvalid && !eop[0]) ? 1'b0 :
(div_clk && lastq ) ? 1'b0 :
(div_clk && eop[2] ) ? 1'b0 :
(div_clk && eop[2] ) ? 1'b0 :
div_clk ? (tx_dp ^ nrzi_1q) : tx_dm;

Contact me now at:

I would be happy to offer my services. Call ASAP !

Home

The IO is described at : PHY IO description. The block diagram of PHY top is: PHY top block diagram. The description of the block usb_rst usb reset block. The description of the block usb_tx usb transmit. The sedcription of the block usb receive usb receive.

Download Area