ASIC/FPGA Design and Verification Out Source Services

Cyclic buffer

1. The cyclic buffer is an array of fixed size.
2. The size is set so that the buffer can absorb all the incoming data, till DUT gets into synchronized state.
3. Each message is written in next location modulo size, which is to say: first message is placed on 0, second on N, ...size - N, 0, ....
4. Once synchronized state is entered, each new message must be located at N bytes a way from former message.


Pros and Cons

5. Simple to program.
6. Simple to connect (connect pointers).
7. Same memory consumption for all states - synchronized state requires less memory.

Contact me now at:

I would be happy to offer my services. Call ASAP !

Home

FIFO FSM CRC SPECMAN text converter

Download Area