ASIC/FPGA Design and Verification Out Source Services
One clock domain register (made by Flip-Flop
devices) FIFO.
The following is a small design of a FIFO, which is built of Flip-Flop devices. I found the design some where on the web, fixed some bugs, created a test bench to test it and PERL script to automate the testing. This site will demonstrate all of the three.
- The FIFO design:
- The Test Bench:
- The Regression Test Bench:
- This project can be downloaded from the download area: (fifo_registers.tar.gz)
Contact me now at: |