ASIC/FPGA Design and Verification Out Source Services

1. The inputs to the CRC7 module in assorted cases such as command and response of 48 bits and response of 136 bits is explained at: CRC7 input bits
2. The VCD is available at download area : wave.vcd.gz


3. Based on the free verilog SD version, a non free VHDL SD project was created. It supports more SD commands like read burst, has a better test-bench and a set of bash scripts to automate and randomize the input stimuli. The VHDL implementation uses Samsung flash (k9f1208).

Home

CRC7 input bits CRC7 Wave Flow Description

SDIO Slave Free Code SDIO Master non Free Code

Contact me now at:

I would be happy to offer my services. Call ASAP !