Email: bknpk@hotmail.com Phone: +972-54-7649119


V

 

The SD slave verilog project, which can be freely downloaded from this web site, is far from being complete. Some of its features are explained in this page. The existing SD slave project was extended recently to support a Samsung flash (k9f1208) instead of the XILINX ROM components, which are used in the free verilog project version. The new project is not free, it is written in VHDL, it supports much more commands like burst read, and is tested with an automated VHDL test-bench and bash scripts.

  1. The update of Fri May 16 21:12:33 IDT 2008 includes an R2 CID response. The following info is carried in the response: Update CMD2 and R2

  2. The update of Wed May 21 16:24:22 IDT 2008 includes an R6 CMD3 (RCA) response. The following info is carried in the response: Update CMD3 and R6

  3. The update of Fri May 23 10:23:12 IDT 2008 includes an R2 CMD10 (RCA) response. The following info is carried in the response: Update CMD10 and R2

  4. The update of Sat May 24 20:58:19 IDT 2008 includes an R2 CMD9 response. The following info is carried in the response: Update CMD9 and R2

  5. The update of Fri May 30 10:42:51 IDT 2008 includes an R1b/R1 CMD7/CMD16 response. The following info is carried in the response: Update CMD7/CMD16 and R1b/R1

  ...


Home

CRC7 VCD Wave Description

SDIO VCD CRC7 Wave Flow


SDIO Slave Free Code

SDIO Master non Free Code






Search This Site


Feedback This Site




new pages on this site