ASIC/FPGA Design and Verification Out Source Services

Digital Design
Complex Multiplier
Inputs

1. Each input: A and B has the representation of:
   A=a + jb and B=c + jd.
2. a, b, c and are 8 bits signed numbers.
3. The output Y=m +jn. m and n are 14 bits wide.

Home	First Page Next Page