ASIC/FPGA Design and Verification Out Source Services

Digital Design
Complex Multiplier
Algorithm

1. The design does the multiplication with only three multipliers to minimize gate count.
2. A complex multiplication is calculated
   (a+jb)(c+jd) = (ac-bd) + j(ad+bc).
3. We define three intermediate multiplications as follows:
   P=c(a-b)
   Q=a(c+d)
   R=b(c-d)
   
4. It is easily shown that the real part of the multiplication is P+R and
5. The imaginary part is Q-P.

Home	First Page Next Page