ASIC/FPGA Design and Verification Out Source Services

Digital Design
Synthesis General Flow

1. Synthesis takes an HDL description and converts it to a net-list format like EDIF or NGD, that a vendor back end tool can further process.
2. The user sets options per each module of the DUT in order to control the synthesis for : area, speed or power optimization.
3. Therefor the higher hierarchy level, the more control is available for the user during the synthesis process.
   Critical blocks may be merely a few gates and a DFF device.
4. For a synchronous design, the user has to specify a clock.
5. User may specify the don't touch constraint, in order to pass a component, without any single modification by the synthesis tool.
6. For better results, the user should specify a target device. The more information on the target device, the better the results are.
   Some tools take into account the physical dimension of the die to help a rapidly converge on timing.
7. Some tools accept timing constraints per a specific path. For others, one can specify speed or area for the entire module only.
8. Arithmetic libraries : user can define operators like adders and multipliers and get a good and tested implementation, optimized for design best speed, area or power results.

Home	First Page Next Page