ASIC/FPGA Design and Verification Out Source Services

Digital Design
Synthesis General Flow

1. Post synthesis simulation is strongly recommended.
2. A full coverage functional test is not required at this point. It is recommended, however, to pass one or two tests in this point.
3. Note: This simulation does not replace a gate level simulation, with back annotated timing.
4. The post synthesis simulation requires vendor specific libraries.

Home	First Page