ASIC/FPGA Design and Verification Out Source Services

Digital Design
Synthesis General Flow

1. Post synthesis inspection starts by reviewing the synthesis log.
2. Errors must be fixed.
3. Warnings have to be understood. If possible avoid warnings.
4. Some common issues to check among the warnings are:
   no existence of latches,
   no sensitivity list warnings.
5. Every design starts by specifying the data path and control. Per each data path block, the designer should estimate an area and if possible a speed "tag price". The user than verifies, based on data available from the synthesis log, that there are no large deviations from the pre given "tag prices".
6. While measurement units for speed and power (seconds and watts) are regular, for area it sometimes differs. For FPGA devices, for instance, it is, in some cases, better measured in architecture specific slices.

Home	First Page Next Page