Email: bknpk@hotmail.com Phone: +972-54-7649119


V

 

This pages describes the UART RX specman project.

The code is organized in the following directory tree:

e/uart_rx_byte.e     This is the main input to the DUT. page
e/uart_sequence_rx.e This files defines the sequence of the RX. page
e/uart_rx_sig_map.e  Definitions of all input and outputs. page
e/uart_rx_monitor.e  A monitor on the input and output. page
e/uart_rx_bfm.e      A BFM, which drives data to the DUT. page
e/uart_rx_agent.e    Agent of the RX. page
e/uart_rx_env.e      Environment of the RX. page
e/uart_rx_top.e      Top file, which loads all e files. page
e/PACKAGE_README.txt General description text file

tests:
e/test/test_debug_1.e   random test for regression page
e/test/test_debug_dec.e incremental data debug usage page

e test-bench:
eTB/uart_tb_top.e  TB top file page
eTB/tb_e_uart_rx.e TB instantiate eVC and configure unit configuration page

RX DUT RTL:
RTL/RX.vhd RX RTL

RX DUT TB:
TB/rx_tb_spc.vhd test-bench, instantiate DUT, specman page

scripts, simulation log and wave results:
uart_rx.sav    GTKWAVE configuration save
pk.tcl         ncsim + specman TCL command file page
run_spc_rx.unx run script for simulation, based on irun page
irun.log       simulation log



To go to main project: main project page


  ...


I would be happy to offer my services. Call ASAP !


Home

A simple c-code program to read a memory array from verilog RTL, using VPI.

SD slave with Samsung flash (k9f1208) (vhdl project).






Search This Site


Feedback This Site




new pages on this site