ASIC/FPGA Design and Verification Out Source Services

FFT system C project - 8 point FFT using DIT algorithm.

1. This projects implements an eight point Decimation In Time Fast Fourier Transform.


2. The internal data buses width and representation will be discussed and explained FFT design consideration .


3. Twiddle factors representation is also described. For instance for the third stage FFT calculation, fractional numbers are required such as .070710678.see FFT Twiddle Factors


4. The FFT also introduce some gain, which proportional to the number of points. This is discussed at FFT gain compensation .


5. The accuracy of the implementation is also discussed reference to a C golden model FFT accuracy issues .


6. Two reference models are used to verify the results, which are explained at FFT reference models


7. The following commands and scripts were used to compile and run the FFT system C design FFT commands and scripts .




8. The system C code is available for free FFT system C code . A VHDL version also exists.


9. The algorithm, which is used, is shown below:
   
   
   
   
10. A complex multiplier (two-dimensional Cartesian coordinate is used at both of its inputs and outputs) using only three scalar multipliers, to save chip area, is also available on this site:
    page.



11. Another project is an AHB VHDL project, made of two AHB masters, one arbiter, one AHB to APB bridge and one simple APB slave. If you are interested in this project as a graduate project, contact me via mail and put in the subject: non free AHB project.
    

Please let me know what you think on this FFT work.

Home

systemc parameterized CRC module An extension to the systemc example from cadance of producer consumer

A simple, complete and self study eRM verification project using, specman, to verify a VHDL UART.

Contact me now at:

I would be happy to offer my services. Call ASAP !